Docket No.: 52352-317







Box PATENT APPLICATION Assistant Commissioner for Patents Washington, DC 20231 Sir:

Transmitted herewith for filing is the patent application of:

INVENTOR: Jacques WONG, Beng Chew KHOU, Boon Piaw TAN

FOR: BOTTOM-UP APPROACH FOR SYNTHESIS OF REGISTER TRANSFER

LEVEL (RTL) BASED DESIGN

Enclo	sed are:
\boxtimes	8 pages of specification, claims, abstract.
\boxtimes	Declaration and Power of Attorney.
\boxtimes	Priority Claimed.
	Certified copy of
\boxtimes	3 sheets of formal drawing.
\boxtimes	An assignment of the invention to Advanced Micro Devices, Inc.
	and the assignment recordation fee.
	An associate power of attorney.
	A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27.
	Information Disclosure Statement, Form PTO-1449 and reference.
\boxtimes	Return Receipt Postcard

The filing fee has been calculated as shown below:

	NO. OF		EXTRA		
	CLAIMS		CLAIMS	RATE	AMOUNT
Total Claims	9	-20	0	\$18.00	\$0.00
Independent Claims	1	-3	0	\$78.00	\$0.00
Multiple Dependent Claim(s)			\$0.00		
Basic Fee			\$690.00		
Total of Above Calculations			\$690.00		
Less ½ for Small Entity			\$0.00		
Assignment & Recording Fee				\$40.00	
				Total Fee	\$730.00

'Please charge my Deposit Account No. 500417 in the amount of \$730.00. A duplicate copy of this sheet is enclosed.

The Commissioner is hereby authorized to charge payment of the following fees

The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 500417. A duplicate copy is enclosed.

Any additional filing fees required under 37 CFR 1.16.

The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 500417. A duplicate copy of this sheet is enclosed.

Any patent application processing fees under 37 CFR 1.17.

Any filing fees under 37 CFR 1.16 for presentation of extra claims.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

John A. Hankins

Registration No. 32,029

600 13th Street, N.W. Washington, DC 20005-3096 (202) 756-8000 JAH:klm **Date: March 2, 2000**

Facsimile: (202) 756-8087

forth starts away given given given given for the word start. The word given g

5

10

15

20

25

BOTTOM-UP APPROACH FOR SYNTHESIS OF REGISTER TRANSFER LEVEL (RTL) BASED DESIGN

RELATED APPLICATIONS

This application contains subject matter related to the subject matter disclosed in copending U.S. Provisional Patent Application Serial No. 60/173,489, filed on December 29, 1999 (our Docket No. 52352-663).

FIELD OF THE INVENTION

The present invention relates to the field of integrated circuit design, and more particularly, to the synthesis of register transfer level (RTL) based design.

BACKGROUND OF THE INVENTION

The synthesis of register transfer level (RTL) based design is a process of translating a hardware descriptive language (HDL) coded design to required technology logic gates based on library technology provided and given timing constraints. In order for a design to be synthesized to the required technology logic gates, timing constraints are normally imposed from the top level onto the input and output pins. Based on the timing constraints of the input and output pins, the logic gates are inferred based on the HDL-coded design to meet these timing constraints. This achieves the required speed of operation and logic functionality using the logic gate library technology provided.

However, current designs are increasingly complex and larger, and incorporate more functionality into a smaller piece of silicon. The approach of synthesizing designs using top-level synthesis by imposing the timing constraints of input and output pins creates a bottleneck in achieving a fast turn-around time for achieving a required speed of operation and logic functionality to satisfy the demanding fast time-to-market environment of integrated circuit innovations.

SUMMARY OF THE INVENTION

There is a need for a method for synthesizing RTL based design that achieves a quick turnaround time and design of an integrated circuit in order to meet fast time-to-market environment of integrated circuit innovations.

This and other needs are satisfied by the present invention which provides a method of synthesizing a register transfer level (RTL) based design of a system. The method comprises the steps of determining sub-modules of a top-level system and determining individual time budgets for each

10

15

20

25

30

35

sub-module based on timing requirements of the top-level system. Gate-level designs of the sub-modules are synthesized based on the determined time budgets for the individual sub-modules. The gate-level designs of the individual sub-modules are integrated to form a top-level design. The top-level design is tested for conformance with top-level design requirements. A top-level netlist is generated when the top-level design conforms to the top-level designer requirements.

By performing this "bottom-up" approach towards synthesizing the RTL based design, the logic design sub-modules can be synthesized independently as a stand-alone design more efficiently and achieve a better area optimization while at the same time meeting the logic functionality and speed of operation requirements of the whole design. Also, the breaking up of the large and complex top-level design into a few logical sub-modules or sub-blocks permits the achievement of a quick turn-around time for design to meet the fast time-to-market requirements of integrated circuit innovations.

The foregoing and other features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a top-level system and sub-modules of the system.

Figure 2 is a block diagram that depicts the breakdown of a top-level synthesis to a sub-module synthesis for the bottom-up approach for synthesis of RTL based design in accordance with the embodiments of the present invention.

Figure 3 is a block diagram flow of the synthesis of RTL based design for a sub-module in accordance with embodiments of the present invention.

Figure 4 is a flow chart of a method for a bottom-up synthesis of RTL design of an integrated circuit in accordance with embodiments of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention addresses and solves problems associated with the synthesis of RTL based design from a top-level design while meeting the timing constraints in a fast and efficient manner. This is achieved in the present invention through a bottom-up approach toward the synthesis of the RTL based design. In such an approach, a large and complex design is divided into a plurality of logical sub-modules of block designs. These logic design modules are synthesized independently as stand-alone designs in a more efficient manner. A better area of optimization is achieved, while meeting the logical functionality and speed of operation requirements of the whole design.

Figure 1 is a block diagram of an exemplary embodiment of an integrated circuit layout. The entire layout is indicated by reference numeral 10, representing the top-level design. The top-level design has certain timing requirements and other design constraints. For purposes of explanation in the following, the integrated circuit top-level design 10 is considered to be dividable into sub-modules A,

10

15

20

25

30

35

B, C, referenced by numerals 12, 14 and 16 in Figure 1. The sub-modules 12-16 represent different logic functions and have different operational timing requirements and time budgets.

Each of the sub-modules 12-16 will have different timing requirements defined for each sub-module's input and output signals. Also, each of the sub-modules 12-16 will have different wire loading and input/output signal loadings. In accordance with the process of the present invention, the bottom-up approach to synthesize the RTL based design of the integrated circuit 10 treats each of these sub-modules 12-16 independently in the synthesis, and then integrates the independently synthesized designs of the sub-modules 12-16.

Figure 2 is a block diagram depicting the breakdown of a top-level synthesis to a sub-module synthesis for the bottom-up approach of synthesis of RTL based design in accordance with embodiments of the present invention. In the present invention, the timing requirements of the top-level design are determined, in block 20. These timing requirements for the top-level design are used in the synthesis of the top-level RTL based design in block 22. In conventional approaches, the top-level RTL is then used to synthesize the top-level design of the integrated circuit. From the synthesis of the top-level design provided in block 24, the gates of the top-level design are provided in a netlist, as depicted in block 36. The dashed lines in Figure 2 represent the prior art approach to the synthesis of an RTL based design using a top-level synthesis flow, instead of the bottom-up approach of the present invention.

As depicted in Figure 2, the timing requirements of the top-level design are used in the present invention to form a time-budget for the system, as depicted by block 26. Time-budgeting is a process of defining all of the timing requirements of input and output signals of each sub-module design to achieve functional operability as well as speed of operation of the top-level design. Hence, the time-budget 26 process provides the timing for the different sub-modules A, B, C. This is depicted in the synthesis of Figure 2 by blocks 28. The timing requirements of sub-modules A, B, C, provided in block 28, are used in the synthesis process of each of the individual sub-modules.

The top-level RTL is broken down into 3 logical RTL blocks, sub-module A RTL, sub-module B RTL and sub-module C RTL. These are represented by blocks 30 in Figure 2. With the input of the timing requirements for the individual sub-module, and the sub-module RTL, broken down from the top-level RTL, a synthesis of each sub-module as a stand-alone design is performed as depicted in blocks 32. The synthesis process of an individual sub-module will be described later with respect to Figure 3. The synthesis of each sub-module design is performed independently, and generates a stand-alone design. Such a synthesis is performed in accordance with conventional RTL and synthesis techniques for the individual sub-module designs.

Each sub-module A, B, C undergoes an iterative process in order to meet the timing requirements of its input and output signals. Once a static timing analysis performed on each sub-

10

15

20

25

module design verifies the timing requirements, a sub-module netlist is produced, as depicted in blocks 34. The netlist is a list of components and connections for the sub-modules.

It is only after each of the sub-modules A, B, C have been designed and verified for conformance with the individual timing requirements for those sub-modules, based upon the time-budgeting process, that the designs for the individual sub-modules are integrated into a top-level design. This is depicted in block 36. The top-level design netlist that is generated, which includes all of the integrated sub-modules, undergoes a static timing analysis using the top-level timing requirements, block 20, to verify input and output speed of operations. Also during this process, the internal signal timing paths between all of the sub-modules are also checked to meet the timing requirements.

System-level verification test suites that are normally used to verify functionality of a top-level RTL-based design are used to verify the integrated top-level design that integrates the sub-module designs. The verification test suites check the logic functionality as well as the operational timing requirements of the integrated top-level design against the design functional and timing specifications.

Figure 3 depicts a typical flow of the synthesis of an RTL-based design for a sub-module, as depicted by block 32 in Figure 2. This synthesis of an RTL-based design may be used for top-level designs or for individual sub-module designs. The synthesis finds particular application in the present invention for synthesizing sub-modules, which are then integratable into a top-level design, rather than using the synthesis to directly synthesize the top-level design.

In the typical flow of synthesis of an RTL-based design, the synthesis/optimization process is represented by block 46 and receives as inputs the timing requirements of the design 40, RTL design 42 for that logic, and the wire loading and I/O loading/drivers 44 for that logic. The synthesis/optimization process uses these inputs to generate the logic design and a logic gate netlist for the sub-module. This is depicted in blocks 46 and 48. Based upon the logic gate design, verification is performed and is represented by block 50. The verifications include a static timing analysis 52, dynamic simulation of the circuitry 54, and other formal verifications typically used in RTL-based design. When the requirements are met, as depicted by decision block 58, the RTL synthesis and timing optimization for the sub-module is complete. Referring back to Figure 2, the sub-module netlist may then be integrated with the other sub-module netlists to form a top-level netlist. If the requirements are not met, the process returns back to one of the previous process steps, depending on which requirements are not met. The process is iterated to optimize or re-synthesize to meet the timing requirements for that sub-module.

The time-budgeting is performed to define timing requirements for each of the sub-modules. The initial floor planning of the designs extracted an initial estimated wire load model and loading information to be imposed on the sub-module level synthesis. Based on these timing and design requirements, each of the sub-module designs undergoes the synthesis process.

35

30

10

15

When the verifications are passed, the top-level netlist is fed to a back-end process where the top-level netlist is placed and routed. When the place and route process is completed, more accurate extracted information is used in the synthesis of the sub-module levels to provide final and more accurate optimizations. The synthesis of the sub-modules is repeated to achieve the final top-level design that meets all the timing requirements and functional specifications of the top-level design.

The procedures described above are summarized in the flow chart of Figure 4 in which the top-level timing requirements are provided in step 60. The time-budget of each of the sub-modules determines the timing requirements for each of the sub-modules, as provided in step 62. Each of the sub-modules undergoes independent gate-level synthesis in steps 64. The gate-level synthesis for the sub-module design is based on the timing requirements, wire load modules, and I/O signal loadings, for example. Verification of the performance of the gate-level design of the sub-modules are performed in step 65. These include static timing analysis, dynamic simulations and other formal verifications. It is then determined in steps 66 for each of the sub-modules whether the timing requirements for the sub-modules are met. If they are not met, the synthesis process for the individual sub-module or sub-modules are performed until the timing requirements are met and verifications passed.

Once an individual sub-module has passed the timing requirements and verifications, as determined in step 66, a gate-level netlist is provided in step 68 to be integrated in step 70 with the other gate-level netlists of the other sub-modules to form a top-level design netlist. The integrated top-level design netlist is then tested in step 71 in the same manner as each of the individual sub-modules in step 65. It is determined in step 72 whether the integrated top-level netlist and design satisfies all of the top-level timing requirements and other verifications performed on the top-level final design. If it does not, the process returns to step 62 or steps 64 to re-perform the synthesis of the sub-modules.

When the final integrated top-level design passes the verification procedure, as determined in step 72, a top-level netlist is fed through the back-end process where the top-level netlist is generated (step 74) and then placed and routed (step 76). Once the place and route process is completed, more accurate extracted information is used to impose on the sub-module synthesis to produce a final and more accurate optimization of the design. This is depicted by the determination in step 78 whether the optimization is finalized. If the optimization is considered to be a final optimization, the process is exited.

The bottom-up approach for synthesis of RTL-based design, using independent synthesis of sub-modules of a top-level design, provides fast and accurate design of a large and complex circuit, while satisfying overall timing and design requirements of the top-level design.

Although the present invention has been described and illustrated in detail, it is to be understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the scope of the present invention being limited only by the terms of the appended claims.

20

30

25

35

10

What is Claimed Is:

1. A method of synthesizing a register transfer level (RTL) based design of a system comprising the steps of:

determining sub-module of a top level system;

determining individual time budgets for each sub-module based on timing requirements of the top-level system

synthesizing gate-level designs of the sub-module based on the determined time budgets for the individual sub-modules;


integrating the gate-level designs of the individual sub-modules to form a top level design; testing the top-level design for conformance with top-level design requirements; and generating a top-level netlist when the top-level design conforms to the top-level design requirements.

- 2. The method of claim 1, further comprising generating gate-level netlists for the gate-level designs of each of the sub-modules.
- 3. The method of claim 2, wherein the step of integrating the gate-level designs includes integrating the gate-level netlists of the sub-modules.
- 4. The method of claim 3, further comprising testing the gate-level designs for conformance with gate-level design requirements of the individual sub-modules prior to integrating the gate-level designs to form the top-level design.
- 5. The method of claim 4, wherein testing the gate-level designs include performing static timing analysis on the individual sub-modules for conformance with timing requirements for the individual sub-blocks.
- 6. The method of claim 5, wherein the gate-level netlists are generated for the sub-modules only if the timing requirements for the individual sub-modules are met.
- 7. The method of claim 6, wherein the step of synthesizing is re-performed and the gate-level designs are re-tested in an iterative manner for verifying conformance of the gate-level designs with the timing requirements of the individual sub-modules.
- 8. The method of claim 7, wherein the step of synthesizing gate-level designs is further based on wire loads and input/output loads/drivers.

9. The method of claim 8, wherein the step of verifying conformance of the gate-level designs includes performing dynamic simulations on the gate-level designs.

ABSTRACT OF THE DISCLOSURE

A method for synthesizing a registered transfer level (RTL) based design employs a bottom-up approach to generate a final top-level design. The top-level design is divided into a plurality of sub-modules. Each of the sub-modules is independently synthesized using RTL based design and independently conform to the timing requirements for the sub-modules produced through time-budgeting based on the top-level timing requirements. Once the sub-modules are synthesized and pass individual timing requirements specific for those sub-modules, the sub-modules are integrated to form a top-level design. The top-level design may then be verified for timing requirements and other formal requirements.








Figure 2





Docket No.: 52352-317

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter claimed and for which a patent is sought on the invention entitled BOTTOM UP APPROACH FOR SYNTHESIS OF REGISTER TRANSFER LEVEL (RTL) BASED DESIGN , the specification of which

🔀 is atta	ached hereto		
was f	iled on as Application S	erial No. and was amended on (if application)	able)
•	at I have reviewed and unended by any amendme	understand the contents of the above identified in the referred to above.	ntified specification, including
-	•	formation which is known to me to bal Regulations, Section 1.56.	e material to patentability in
of any foreign application which identified below	application(s) for patent ch designated at least o	nder Title 35, United States Code, Sectio or inventor's certificate, or Section 365 ne country other than the United States for patent or inventor's certificate having	5(a) of any PCT international s, listed below and have also
Prior Foreign A	applications(s):		
Number	Country	Day/Month/Year filed	Priority Claimed

I hereby claim the benefit under 35 USC §119(e) of any United States provisional application(s) listed below.

Prior Provisional Application(s):

Application Number 60/173,489

Filing Date

December 29, 1999

Status: Patented, Pending, Abandoned

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s):

Serial No. Filing Date

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) and/or agent(s): Edward A. Becker, Reg. No. 37,777; Stephen A. Becker, Reg. No. 26,527; Marcel K. Bingham, Reg. No. 42,327; John G. Bisbikis, Reg. No. 37,095; Carl L. Brandt, Reg No. 44,555, Daniel Bucca, Reg. No. 42,368; Kenneth L. Cage, Reg. No. 26,151; Carina M. Tan, Reg. No. P-45,769; Stephen C. Carlson, Reg. No. 39,929; Jennifer Chen, Reg. No. 42,404; Thomas A. Corrado, Reg. No. 42,439; Lawerence T. Cullen, Reg. No. 44,489; Paul Devinsky, Reg. No. 28,553; Margaret M. Duncan, Reg. No. 30,879; Brian E. Ferguson, Reg. No. 36,801; Michael E. Fogarty, Reg. No. 36,139; John R. Fuisz, Reg. No. 37,327; Willem F. Gadiano, Reg. No. 37,136; Keith E. George, Reg. No. 34,111; Matthew V. Grumbling, Reg. No. 44,427; John A. Hankins, Reg. No. 32,029; Brian D. Hickman, Reg. No. 35,894; Joseph Hyosuk Kim, Reg. No. 41,425; Eric J. Kraus, Reg. No. 36,190; Jack Q. Lever, Reg. No. 28,149; Raphael V. Lupo, Reg. No. 28,363; Christine F. Martin, Reg. No. 39,762; Michael A. Messina, Reg. No. 33,424; Eugene J. Molinelli, Reg. No. 42,901; Christopher J. Palermo, Reg. No. 42,056; Dawn L. Palmer, Reg. No. 41,238; Joseph H. Paquin, Jr., Reg. No. 31,647; William D. Pegg, Reg. No. 42,988; Robert L. Price, Reg. No. 22,685; Thomas D. Robbins, Reg. No. 43,669; Gene Z. Rubinson, Reg. No. 33,351; Joy Ann G. Serauskas, Reg. No. 27,952; David A. Spenard, Reg. No. 37,449; Arthur J. Steiner, Reg. No. 26,106; David L. Stewart, Reg. No. 37,578; Michael D. Switzer, Reg. No. 39,552; Leonid D. Thenor, Reg. No. 39,397; Keith J. Townsend, Reg. No. 40,358; Daniel S. Trainor, Reg. No. 43,959; Cameron K. Weiffenbach, Reg. No. 44,488; Aaron Weisstuch, Reg. No. 41,557; Edward J. Wise, Reg. No. 34,523; Alexander V. Yampolsky, Reg. No. 36,324; and Robert W. Zelnick, Reg. No. 36,976 all of

McDERMOTT, WILL & EMERY 600 13th Street, N.W. Washington, DC 20005-3096

ļ.

<u>[</u>

and Vincenzo D. Pitruzzella, Reg. No. 28,656, Richard J. Roddy, Reg. No. 27,688, William D. Zahrt II, Reg. No. 26,070, Paul S. Drake, Reg. No. 33,491, Louis A. Riley Reg. No. 39,817 and Elizabeth A. Apperley, Reg. No. 36,428, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and all future correspondence should be addressed to them.

Full name of sole or first inventor: Jacques Wong	
Inventor's signature:	Date: 2/4/2000
Residence: Santa Clara, California	
Citizenship: Mauritius	
Post Office Address: 603 Hudson Drive, Santa Clara, CA 95051	
Full name of second inventor: Beng Chew Khou	
Inventor's signature:	Date:
Residence:	
Citizenship:	
Post Office Address: BLK 325, Tampines St., 32 04-414 Singapore 520325	

Full name of third inventor: Boon Piaw Tan	
Inventor's signature:	Date:
Residence: '	
Citizenship:	
Post Office Address:	

Docket No.: 52352-317

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint e .)

invention entitled B		w) of the subject matter claimed and for vOACH FOR SYNTHESIS OF REGISTE which	
⊠ is attache ☐ was filed		Serial No. and was amended on (if applic	able)
		understand the contents of the above ideent referred to above.	ntified specification, including
		aformation which is known to me to be al Regulations, Section 1.56.	e material to patentability in
of any foreign applapplication which of	ication(s) for patent lesignated at least of foreign application	under Title 35, United States Code, Section to or inventor's certificate, or Section 36 one country other than the United State for patent or inventor's certificate having	5(a) of any PCT international s, listed below and have also
Prior Foreign Appl	ications(s):		
Number	Country	Day/Month/Year filed	Priority Claimed
I hereby claim the be	enefit under 35 USC	§119(e) of any United States provisional	application(s) listed below.
Prior Provisional A	pplication(s):		
Application Number		Filing Date	
60/173,489		December 29, 1999	

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Application(s):

Serial No.

Filing Date

Status: Patented, Pending, Abandoned

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) and/or agent(s): Edward A. Becker, Reg. No. 37,777; Stephen A. Becker, Reg. No. 26,527; Marcel K. Bingham, Reg. No. 42,327; John G. Bisbikis, Reg. No. 37,095; Carl L. Brandt, Reg No. 44,555, Daniel Bucca, Reg. No. 42,368; Kenneth L. Cage, Reg. No. 26,151; Carina M. Tan, Reg. No. P-45,769; Stephen C. Carlson, Reg. No. 39,929; Jennifer Chen, Reg. No. 42,404; Thomas A. Corrado, Reg. No. 42,439; Lawerence T. Cullen, Reg. No. 44,489; Paul Devinsky, Reg. No. 28,553; Margaret M. Duncan, Reg. No. 30,879; Brian E. Ferguson, Reg. No. 36,801; Michael E. Fogarty, Reg. No. 36,139; John R. Fuisz, Reg. No. 37,327; Willem F. Gadiano, Reg. No. 37,136; Keith E. George, Reg. No. 34,111; Matthew V. Grumbling, Reg. No. 44,427; John A. Hankins, Reg. No. 32,029; Brian D. Hickman, Reg. No. 35,894; Joseph Hyosuk Kim, Reg. No. 41,425; Eric J. Kraus, Reg. No. 36,190; Jack Q. Lever, Reg. No. 28,149; Raphael V. Lupo, Reg. No. 28,363; Christine F. Martin, Reg. No. 39,762; Michael A. Messina, Reg. No. 33,424; Eugene J. Molinelli, Reg. No. 42,901; Christopher J. Palermo, Reg. No. 42,056; Dawn L. Palmer, Reg. No. 41,238; Joseph H. Paquin, Jr., Reg. No. 31,647; William D. Pegg, Reg. No. 42,988; Robert L. Price, Reg. No. 22,685; Thomas D. Robbins, Reg. No. 43,669; Gene Z. Rubinson, Reg. No. 33,351; Joy Ann G. Serauskas, Reg. No. 27,952; David A. Spenard, Reg. No. 37,449; Arthur J. Steiner, Reg. No. 26,106; David L. Stewart, Reg. No. 37,578; Michael D. Switzer, Reg. No. 39,552; Leonid D. Thenor, Reg. No. 39,397; Keith J. Townsend, Reg. No. 40,358; Daniel S. Trainor, Reg. No. 43,959; Cameron K. Weiffenbach, Reg. No. 44,488; Aaron Weisstuch, Reg. No. 41,557; Edward J. Wise, Reg. No. 34,523; Alexander V. Yampolsky, Reg. No. 36,324; and Robert W. Zelnick, Reg. No. 36,976 all of

McDERMOTT, WILL & EMERY 600 13th Street, N.W. Washington, DC 20005-3096

and Vincenzo D. Pitruzzella, Reg. No. 28,656, Richard J. Roddy, Reg. No. 27,688, William D. Zahrt II, Reg. No. 26,070, Paul S. Drake, Reg. No. 33,491, Louis A. Riley Reg. No. 39,817 and Elizabeth A. Apperley, Reg. No. 36,428, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and all future correspondence should be addressed to them.

Full name of sole or first inventor: Jacques Wong
Inventor's signature: Date: 2/4/2000
Residence: Santa Clara, California
Citizenship: Mauritius
Post Office Address: 603 Hudson Drive, Santa Clara, CA 95051
Full name of second inventor: Beng Chew Khou
Inventor's signature:
Residence:
Citizenship:
Post Office Address: BLK 325, Tampines St., 32 04-414 Singapore 520325
MK 122 A CHED VALE DO # 05-131 CHARDET THUS?

37.5		
ų.	=	2
1	Ī	177777
i.		
'n,		
Thurst P	-	
ī.	ž	
E9		
æ		
Harrier H	iii iii	
Ē	:	6
Hank H	=	-
-	Ĺ	2
1111	11 11	
3,112	:	
-	÷	3

Full name of third inventor: Boon Piaw Tan	
Inventor's signature:	
Residence.	Date: 2/17/2000
Citizenship:	
Post Office Address:	

OPTIONAL FORM 175 (FORMERLY FS-88) MARCH 1975 DEPT. OF STATE \$0175-101

'Certificate of Acknowledgment of Execution of an Instrument

REPUBLIC OF SINGAPORE
(Country) CITY OF SINGAPORE
(County and/or other political division)
EMBASSY OF THE UNITED SS
(County and/or other political division)
STATES OF AMERICA
(Name of foreign service office)
/, June E. Geake Vice Consul
of the United States of America at Singapore, Republic of Singapore
duly commissioned and qualified, do hereby certify that on this 17th
day of February 2000 , before me personally appeared Boon Piaw Tan and
Beng Chew Khou
to me personally known, and known to me to be the individualdescribed in, whose
name s are subscribed to, and who executed the annexed instrument, and being
informed by me of the contents of said instrument. they duly acknowledged to me
that they executed the same freely and voluntarily for the uses and purposes therein
mentioned.
·
In witness whereof I have hereunto set my hand and
[SEAL] official seal the day and year last above written.
Official seal the day and year last above written.
Spine E. Grape
June E. Geake Vice Consul
VICE CONSUL of the United States of America